To read out multi-element small X-ray detectors for X-ray fluorescence applications with synchrotron radiation one needs the capability to m r d multiple singles spectra for each detector dement at high rates. We have developed a sixteen channel 11 bit peak sensing ADC in a CAh4AC E R A readout bus to place the ially available histogramming generate multiple histograms . The sixteen channels digitize shaped pulses from the detectors without external gating. The digitizing time is 8 pec, the peak ition time is X? pec. The module contains a permit block transfers in order to minimize times associated with the readout. There is a cOmmOn CAMAC controlled analog threshold for noise suppression and a 16 bit mask to enable or disable individual ADCs. Differential non linearity is less than +8% / -4%. 'y-ray spectra collected using these ADCs are presented.
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I. INTRODUCTION
At LBL a 64 element linear silicon detector is used to record spectra in a dispersive spectrometer for Xray fluorescence work with synchrotron radiation. In this application one wants to accumulate amplitude histograms (spectra) for each of the elements at rates as high as possible. Each detector element signal is processed in a standard spectroscopy chain: a charge sensitive preamplifier followed by a shaping amplifier and an ADC. 16 preamplifiers and shapers have been placed in an analog integrated circuit (IC). This leaves the task of building peak sensing ADCs to digitize the signals. Commercially available multi-channel ADCs are not designed to digitize asynchronous signals from their inputs, they require a gating signal which triggers all channels at the same time. Since the signals from our detector are random we have to provide one ADC per input with the proper "self trigger".
ELECTRONICS
We have chosen a 16 bit sampling ADC IC (Burr Brown ADS 7805) using only the most significant 11 bits. We combined it with a peak detector and placed this circuit on 16 small daughter boards [ fig.  11 . These boards are then plugged into a CAMAC mother board which holds the logic for control, setup, and readout. Because of the high rate requirements we have chosen the F E U readout [l]. Commercial histogramming memories for this standard are available in CAMAC which are designed to accumulate histograms from E R A bus data. These histograms can be read through CAMAC, We provide also a LIFO on the motherboard for intermediate storage. This allows the transfer of the data to the histogramming memory in 16 word blocks minimizing the dead time associated with reading out of the data. Within the processing time of one ADC (10 @sec) 100 digitized data words can be read neglecting the overhead associated with block transfer. Therefore, with this arrangement six of these modules (each producing 16 words or 96 total in 10 pec) can be connected to one histogramming memory of the proper size (>96 times 2k = 192k words) without slowing down the data coliection since the reading takes 96 times 100 nSec or 9.6 psec. 
DESIGN
The schematic of a daughter board is given in fig   2. The input signal is amplified by a factor of 2.5 and limited to a range of 0 to 5V in the first stage. This is followed by a peak detector similar to the one proposed in ref. [2] . In this method the signal is fed through a RC integrator to the ADC and a RC differentiator to a zero cross comparator. The output of the RC integrator is amplified by a factor of 4 and level shifted so that the signal falls within the input range of the ADS 7508 i.e. -1OV to +lOV. The zero cross discriminator output changes state at the peak of the integrated pulse going to the ADC. The signal there triggers a BUSY flipflop which starts the ADC IC. At the end of the ADC-busy signal the ADC data are transferred into an output register and a DATA-WADY signal is set. At this time the ADC can start another conversion cycle, therefore the BUSY flipflop is cleared. The logic on the motherboard then has to read the output register before the next signal has been digitized.
Fig. 2. Daughter Board Schematic
The block diagram of the motherboard is shown in fig. 3 . The 16 ADC daughterboards are connected to the fast programmable gate array (FPGA) that controls the digitizing, the control, and the readout by a bus that the data and the control signals. The connection to the CAMAC and F E U busses is achieved with the appropriate line driver ICs. Thexe is also a DAC which controls the trigger threshold for the ADCs. The schematic of the control FPGA is shown in fig. 4 which shows the different state machines that accomplish the different functions.
The experimenters have requested recently that the ADC be able to digitize pulses with shorter peaking times. This requires the use of a separate sample and hold LC. We are presently designing a version of this "improved" circuit. Preliminary tests of a breadboard version of this variant show that this version can digitize pulses with 250nsec peaking time. In that design we have also included a base line restorer [3]. 
IV. RESULTS
Tests with early daughter board prototypes have shown the following results: Peak acquisition time is 15 pec, digitizing time is 8 pec. At a peaking time of the input signal of 2 p e c the boards trigger at 4.3% of full scale in the prototype version. Differential non linearity is +8% / -4%. In fig. 5 we show a test of the differential linearity using a ramp pulser. We 
